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Stability of high-hole-mobility thin-film transistors TFTs on single-grainlike silicon channels
formed by continuous-wave laser crystallization during hot-carrier stressing HCS was studied. As
channel layers become thicker, laser-mediated channel crystallinity increases, increasing channel
roughness. On such epilike polycrystalline silicon substrates, the poorer interface quality for thicker
channels, even those with lower tail-state densities of grain traps, is responsible for the extensive
charge trapping and creation of deep-state densities in the fabricated TFTs due to HCS. Hence, on
a thin channel with a thickness of 50 nm and ultrasmooth surfaces, HCS hardly degrades the
electrical parameters of the devices. © 2007 American Institute of Physics.
DOI: 10.1063/1.2644927
The development of laser-crystallized single-grainlike
polycrystalline silicon polysilicon thin-film transistors
poly-Si TFTs on glass substrates extends current applica-
tions of TFTs as pixel switches to prophetical circuits1 and
current drivers.2 A high-speed and reliable transistor must
have a thin channel, such that the interfacial features domi-
nate the performance of polysilicon TFTs.3 Accordingly, two
laser annealing approaches, continuous-wave cw laser
crystallization1 CLC and excimer-laser-annealing-based se-
quential lateral solidification SLS,4 have attracted substan-
tial interest due to their usefulness in the formation of epilike
microstructures and the maintenance of low surface rough-
ness on crystallized channels.5
Voutsas et al.6 investigated the dependence of degrada-
tion mechanisms on the thickness of SLS channels. Changes
in the degradation of electrical parameters that are caused by
hot-carrier stressing HCS and related to channel thickness
were attributed to crystalline quality and partial depletion-
induced carrier accumulation. However, in laser-induced
crystallization methods, the thickness of irradiated films si-
multaneously affects channel crystallinity and roughness.4,7
Hence, the dependence of channel roughness and device re-
liability on the thickness of CLC channels warrants further
study.
This investigation explores the mechanisms of degrada-
tion of CLC epilike Si TFTs during HCS, with reference to
channel thickness.
Poly-Si channels on glass substrates were formed by the
green cw laser crystallization of amorphous silicon islands
with thicknesses of 50 and 150 nm, which were deposited
by plasma-enhanced chemical vapor deposition PECVD. In
fabricated p-type TFTs, PECVD SiO2 grown at 380 °C with
a thickness of 100 nm is applied as a gate dielectric. The
stability of fabricated devices with width/ length=60 m/
60 m during HCS with gate voltage Vg=drain voltage
Vd=−20 V at room temperature was examined. As HCS
proceeded, the transfer characteristics drain current Id vs
Vg, and therefore electrical parameters of the devices, were
taken periodically during bias stressing using the same
method as reported by Karim et al.8 and Zafar et al.9 Grain
trap-state densities nGT for all TFTs were examined using the
field-effect conductance method.10
The crystallinity in laser-crystallized films normally in-
creases with film thickness,4 as revealed by the topographies
of CLC poly-Si in the insets of Fig. 1. This relationship is
responsible for the larger channel roughness on thicker films
because larger grains lead to larger fluctuations in the surface
profile.7 Consequently, the tail-state density of grain traps,
which was closely related to channel crystallinity,5 nGT at an
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FIG. 1. Color online a Energy distribution associated with grain trap-
state densities in fresh, hot-carrier, and gate-bias stressed TFTs made on
CLC poly-Si with thicknesses of 50 and 150 nm. The insets display atomic
force microscope topographies of two CLC channels with thicknesses of 50
and 150 nm.
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energetic level E that was far from the Fermi level EF,
E=E−EF=−0.55 to −0.4 eV, was lower in thicker chan-
nels Fig. 1. Notably, the field-effect mobility FE of TFTs
was determined by the number of tail states in such an epi-
like CLC poly-Si of a particular thickness, rather than
throughout the channel layer.11 This finding explains why the
FE of devices obtained with CLC poly-Si with a thickness
of 150 nm is as high as 315 cm2/V s, which is double that
obtained with CLC poly-Si with a thickness of 50 nm, as
revealed by the linear transconductance Gm curves plotted
in Fig. 2.
Figure 2 plots some representative transient transfer
characteristics of hot-carrier stressed TFTs on CLC poly-Si
with thicknesses of 50 and 150 nm. Figures 3a and 3b
plot the transients of FE and threshold voltage Vth, and the
degradation of the Vth shift Vth and the normalized FE
shift FE/FE0, where FE0 stands for initial FE for
stressed devices in Fig. 2 against film thickness and stress
time t. According to the carrier-induced defect creation,
charge trapping, and empirical models,8,9,12,13 the degrada-
tions of Vth and FE/FE0 due to bias stressing follow a
power law in time t, where power-law exponents
=0.1–0.3 are related to hot-carrier injection while
=0.4–0.6 point towards deep-state creation.6,13,14 HCS
negligibly changed the tail-state densities of grain traps in
both channels Fig. 1, which is consistent with  of 0.28 in
FE/FE0 degradation for both channels. However, the val-
ues of  associated with Vth degradation for thick and thin
channels are 0.39 and 0.43, respectively.
Unlike FE, Vth and the subthreshold slope S are gov-
erned by the numbers of interface and grain trap states per
unit channel area, NT,
15,16
at E0 to −0.3 eV, where S is
governed strongly by NT near the intrinsic Fermi level
E0 eV. For fresh TFTs, the areal density of grain trap
states, NG, averaged over the range E=0 to −0.3 eV in
thick CLC poly-Si was about 4.81010 cm−2 eV−1—less
than that, 5.21010 cm−2 eV−1, in thin CLC poly-Si, where
NG was estimated from nGT tCLC and tCLC denotes the thick-
ness of the CLC poly-Si. HCS clearly increased the nGT of
stressed TFTs at E−1 to −0.3 eV in both channels
Fig. 1, verifying that deep-state generation is involved in
Vth degradation. Moreover, after HCS, Vth, the averaged NG,
and the change in nGT at the deep energetic level in the thick
channel exceed inversely those in the thin channel
Figs. 1, 3a, 3b, and 4.
Fresh stressed devices on thick channels with a rough-
ness of 4.2 nm had a worse S, 117 157 mV/decade, than
the S, 93 97 mV/decade, of devices on thin channels with
a roughness of 3.7 nm. Given these values of S, the value of
NT at E0 eV was calculated.15–17 NG at E−0.1 eV for
FIG. 2. Color online Transient transfer characteristics and transconduc-
tance curves of TFTs made on CLC poly-Si with thicknesses of a 50 nm
and b 150 nm during HCS. Id-Vg hysteresis curves of fresh devices are
also shown.
FIG. 3. Color online a Transients of field-effect mobility and threshold
voltage of TFTs made on CLC poly-Si with thicknesses of 50 and 150 nm
during HCS with Vg=Vd=−20 V. Degradation of Vth and FE of TFTs made
on CLC poly-Si with thicknesses of 50 and 150 nm during HCS with b
Vg=Vd=−20 V and c Vg=−20 V and Vd=0 V. Degradation of flatband
voltage of a metal–SiO2–bulk-Si structure stressed at Vg=−20 V is also
shown.
FIG. 4. Color online Threshold voltage, subthreshold slope, areal grain,
and interface trap-state densities at different energetic levels in fresh and
stressed TFTs on CLC poly-Si with thicknesses of 50 and 150 nm.
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all samples was under 31010 cm−2 eV−1, using an nGT of
21015 cm−3 eV−1; this value is one order of magnitude
lower than the NT obtained from S. Accordingly, on such an
epilike poly-Si, interface trap-state densities, NIS Ref. 17
given by the formula NIS=NT−NG,18 at E0 eV, and re-
lated to channel roughness almost completely determine the
S of fabricated TFTs see Fig. 4. Furthermore, the quality of
the interface reportedly affects the deep states of grain
traps,5,19 such that the changes in nGT due to HCS at the deep
energetic level were observed. Very small changes in S and
NIS at the midgap energetic level in thin channels due to HCS
were consistent with Vth and nGT as well as the averaged NG
at the deep energetic level.
For an Al–SiO2-bulk Si metal-oxide-semiconductor
structure, a gate stress of −20 V merely shifts the flatband
voltage of 30 mV; the value was much lower than those
measured in hot-carrier stressed TFTs on CLC poly-Si
Figs. 3b, 3c, and 4. This result indicates that charge
trapping in gate dielectrics barely affects HCS-induced deg-
radations in the present devices. No hysteresis was observed
in the transfer characteristics Fig. 2. Therefore, hysteresis
was ruled out as a major mechanism in FE and Vth degra-
dation. As a result, channel or interface defects were respon-
sible for HCS-induced degradations.
In HCS, a high drain bias ensures that carriers attain
sufficient energy from the field to be injected into the gate
dielectrics and to generate defect sites at the interface.13,20
Hence, introducing a very low drain bias in HCS, namely,
gate-bias stressing,20 facilitates the observation of the role of
channel defects on the stability of electrical parameters of
stressed devices. Stressed at Vg=−20 V and Vd=0 V, sub-
stantially reduced changes in Vt and grain trap-state densities
were observed in both channels see Figs. 1, 3c, and 4 and
explained by the fact that highly crystalline CLC poly-Si has
a few densities of tail states to accommodate accumulated
carriers, inhibiting markedly deep-state generation in channel
layers by bias stressing.20,21 Under gate-bias stressing or
HCS with no drain bias, in thicker channels with greater
channel crystallinity, the carrier-trapping effect is weaker be-
cause grain defects are fewer and so the change in Vt is
smaller and larger exponents are associated with the Vth, as
observed in currently used devices Figs. 3c and 4.6
A slightly roughened CLC polysilicon/SiO2 either pro-
vides trap sites or establishes a local electric field, enhancing
hot-carrier injection.3,18–20 Under HCS with high drain bias,
charge trapping at interfaces generates extra states, in re-
sponse to increased interface and grain deep-state densities
Figs. 1 and 4. For thicker channels with greater channel
crystallinity, the larger changes in electric parameters, deep-
state densities of grain defects and interface trap-state densi-
ties at the midgap energetic level due to HCS, are attributed
to their poorer interface quality Figs. 1, 3, and 4. The
poorer channel interface in thick channels than in thin chan-
nels causes the charge trapping mechanism to affect the Vth
degradation more for thicker channels, the result of which
agrees with the smaller exponents that are associated with
the Vth of these thicker channels. In thin channels with
surfaces with a roughness of 5.1 nm, associated with in-
creased laser power, the power-law exponents in Vth degra-
dation by HCS were reduced to 0.32 Fig. 3b, a finding
which is consistent with interface-quality-dominated
degradation.
In summary, channel roughness, rather than high crystal-
line channel layers, dominated the stability of high-hole-
mobility thin-film transistors on epilike silicon channels
formed by CLC. On such single-grainlike channels, an in-
crease in channel roughness with channel thickness enhances
charge trapping at the interfaces, generating substantially
more deep states at the deep energetic level. Hence, on thin
channels with ultrasmooth surfaces, TFTs during HCS exhib-
ited negligibly changed electrical parameters and generated
fewer deep states than those on thick channels.
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